and.v 144 Bytes
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14
`timescale 1ns/1ps

module AND(
    a,
    b,
    x
);
    input wire a;
    input wire b;
    output wire x;

    assign x = a & b;

endmodule