stats.txt 50.8 KB
Newer Older
kuhnm's avatar
kuhnm committed
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.143693                       # Number of seconds simulated
sim_ticks                                143692679000                       # Number of ticks simulated
final_tick                               143692679000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 132939                       # Simulator instruction rate (inst/s)
host_op_rate                                   170321                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2352941458                       # Simulator tick rate (ticks/s)
host_mem_usage                                 649496                       # Number of bytes of host memory used
host_seconds                                    61.07                       # Real time elapsed on the host
sim_insts                                     8118511                       # Number of instructions simulated
sim_ops                                      10401387                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.bytes_read::cpu.inst        143227520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data          9983220                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total           153210740                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst    143227520                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total      143227520                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::cpu.data       5724409                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          5724409                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst           2237930                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data           1712364                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total              3950294                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::cpu.data          1394365                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total             1394365                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst           996762820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            69476191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1066239011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst      996762820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         996762820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::cpu.data           39837861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              39837861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst          996762820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          109314052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1106076873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                      3950295                       # Number of read requests accepted
system.mem_ctrl.writeReqs                     1394365                       # Number of write requests accepted
system.mem_ctrl.readBursts                    3950295                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                   1394365                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM               247853312                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                  4965568                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4096                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                153210804                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               5724409                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                   77587                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                1394276                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0            1562452                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1             287420                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              98288                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3             755555                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4             716034                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5             147254                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6             187286                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              26092                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               6252                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              3864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              4313                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             29557                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             22787                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             16121                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              9421                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  9                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 3                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                45                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   143692675000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                     96                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      2                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                 928752                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                 783514                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                2237931                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     5                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     2                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2               1357616                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                 36742                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                  2441466                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                  1010435                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                   420807                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       604698                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     409.881084                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    243.515104                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    372.649397                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127        171653     28.39%     28.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255       114542     18.94%     47.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        70584     11.67%     59.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        39573      6.54%     65.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639        21829      3.61%     69.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767        40018      6.62%     75.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895        11989      1.98%     77.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023        21044      3.48%     81.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151       113466     18.76%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        604698                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      541.500000                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     473.921329                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     295.285737                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::192-223            1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::352-383            1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::704-735            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::832-863            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 4    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                   30576652750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat             103189927750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                 19363540000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                       7895.42                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 26645.42                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                       1724.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    1066.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      39.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         13.48                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                     13.48                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.49                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       18.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                   3268008                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       60                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  84.39                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 67.42                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       26885.28                       # Average gap between requests
system.mem_ctrl.pageHitRate                     84.39                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                4270916160                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                2330361000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy              29283446400                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                  103680                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy            9384966240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy           97707010275                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy             504726750                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.totalEnergy            143481530505                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             998.565034                       # Core power per rank (mW)
system.mem_ctrl_0.memoryStateTime::IDLE     126869250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF     4798040000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT   138762822000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl_1.actEnergy                 300540240                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                 163985250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                922513800                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                  311040                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy            9384966240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy           61400760525                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy           32352314250                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.totalEnergy            104525391345                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             727.448338                       # Core power per rank (mW)
system.mem_ctrl_1.memoryStateTime::IDLE   53410712250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF     4798040000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT    85478979000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 1212830                       # Number of BP lookups
system.cpu.branchPred.condPredicted            646713                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             66330                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               833609                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  555956                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.692658                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  284936                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              59968                       # Number of incorrect RAS predictions.
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                    9                       # Number of system calls
system.cpu.numCycles                        143692679                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     8118511                       # Number of instructions committed
system.cpu.committedOps                      10401387                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                        383646                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                              17.699388                       # CPI: cycles per instruction
system.cpu.ipc                               0.056499                       # IPC: instructions per cycle
system.cpu.tickCycles                        28651792                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                       115040887                       # Total number of cycles that the object has spent stopped
system.membus.trans_dist::ReadReq             3950263                       # Transaction distribution
system.membus.trans_dist::ReadResp            3950273                       # Transaction distribution
system.membus.trans_dist::WriteReq            1394354                       # Transaction distribution
system.membus.trans_dist::WriteResp           1394352                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                21                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               21                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq            11                       # Transaction distribution
system.membus.trans_dist::StoreCondReq             11                       # Transaction distribution
system.membus.trans_dist::StoreCondResp            11                       # Transaction distribution
system.membus.pkt_count_system.cpu.fetch1.icache_port::system.mem_ctrl.port      4475861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.execute.dcache_port::system.mem_ctrl.port      6213456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10689317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.fetch1.icache_port::system.mem_ctrl.port    143227520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.execute.dcache_port::system.mem_ctrl.port     15707629                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               158935149                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           5344660                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5344660    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5344660                       # Request fanout histogram
system.membus.reqLayer0.occupancy          6739025000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy        11833386750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              8.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5399315758                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------